Jobs By Abekus

Digital-electronics Questions Set 72:

Quiz Mode

Noise Margin Low (NML) is equal to

VIL - VOL

VIL - VSS

VOH -VIL

VOL - VSS

Solution:

Perform: (54)₁₀ - (22)₁₀ in BCD using 10's complement.

Answer in base value of 10, i.e. ( )₁₀

Solution:

If the inputs of a NAND gate are connected together, what is the resulting logic gate?

AND gate

OR gate

NOR gate

None of the above

Solution:

"0 at any input causes the output to be at logic 1". This is the characteristic of which logic gate?

AND gate

OR gate

NAND gate

NOR gate

Solution:

The range of signed decimal numbers that can be represented by a 6-bit 1's complement number is

-311 to +31

-63 to 64

-64 to 63

-32 to +31

Solution:

When a key is pressed, what does the ring counter in the HDL keypad application do?

Count to find the column

Freeze

Count to find the row

Start the D flip-flop

Solution:

What is a circuit whose both LOW and HIGH output states are stable, called?

Bi-stable multi vibrator

Astable multi vibrator

Mono stable multi vibrator

none of the above

Solution:

Which gate is also known as odd ones detector?

AND

NAND

XOR

NOR

Solution:

What are the different types of MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor) devices available?

P-type enhancement MOSFET

N-type enhancement MOSFET

Depletion type MOSFET

All of the mentioned

Solution:

Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?

The logic level at the D input is transferred to Q on NGT of CLK

The Q output is ALWAYS identical to the CLK input if the D input is HIGH

The Q output is ALWAYS identical to the D input when CLK = PGT

The Q output is ALWAYS identical to the D input

Digital-electronics Questions Set 72:

Noise Margin Low (NML) is equal to

Solution:

Perform: (54)₁₀ - (22)₁₀ in BCD using 10's complement.

Answer in base value of 10, i.e. ( )₁₀

Solution:

If the inputs of a NAND gate are connected together, what is the resulting logic gate?

Solution:

"0 at any input causes the output to be at logic 1". This is the characteristic of which logic gate?

Solution:

The range of signed decimal numbers that can be represented by a 6-bit 1's complement number is

Solution:

When a key is pressed, what does the ring counter in the HDL keypad application do?

Solution:

What is a circuit whose both LOW and HIGH output states are stable, called?

Solution:

Which gate is also known as odd ones detector?

Solution:

What are the different types of MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor) devices available?

Solution:

Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?

Solution:

Related Question Sets:

Related Topics:

Digital-electronics Questions Set 72:

Noise Margin Low (NML) is equal to

Solution:

Perform: (54)10 - (22)10 in BCD using 10's complement. Answer in base value of 10, i.e. ( )10

Solution:

If the inputs of a NAND gate are connected together, what is the resulting logic gate?

Solution:

"0 at any input causes the output to be at logic 1". This is the characteristic of which logic gate?

Solution:

The range of signed decimal numbers that can be represented by a 6-bit 1's complement number is

Solution:

When a key is pressed, what does the ring counter in the HDL keypad application do?

Solution:

What is a circuit whose both LOW and HIGH output states are stable, called?

Solution:

Which gate is also known as odd ones detector?

Solution:

What are the different types of MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor) devices available?

Solution:

Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?

Solution:

Related Question Sets:

Related Topics:

Perform: (54)₁₀ - (22)₁₀ in BCD using 10's complement.

Answer in base value of 10, i.e. ( )₁₀