Logo

Operating-systems Questions Set 43:

Quiz Mode

Which of the following statements about CPU scheduling algorithms are true?

1
2
3
4

Solution:

Which type of process can be affected by other processes executing in the system?

1
2
3
4

Solution:

A problem encountered in multitasking when a process is perpetually denied necessary resources is called ____________

1
2
3
4

Solution:

 Name the operating system in which the users do not interact with the computer directly. Each user prepares his job on an off-line device like punch cards and submits it to the computer operator.

Solution:

When the target thread periodically checks if it should terminate and terminates itself in an orderly manner, it is called?

1
2
3
4

Solution:

In UNIX, the return value for the fork() system call is 0 for the child process and the child process ID for the parent process.

1
2
3
4

Solution:

Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is how many bits per second?

Solution:

Which of the following statement(s) is/are correct in the context of CPU scheduling?

  1. The goal is to only maximize CPU utilization and minimize throughput
  2. Turnaround time includes waiting time
  3. Round-robin policy can be used even when the CPU time required by each of the processes is not known apriori
  4. Implementing preemptive scheduling needs hardware support

1
2
3
4

Solution:

A computer system with a word length of 32 bits has a 16 MB byte- addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation.


A1 = 0x42C8A4, A2 = 0x546888, A3 = 0x6A289C, A4 = 0x5E4880

Which one of the following is TRUE ?

1
2
3
4

Solution:

A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60 MHz clock. To service a cache-miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is _________ * 106 bytes/sec.

Solution: