Jobs By Abekus

Vhdl Questions Set 11:

Quiz Mode

Which of the following is not an assignment operator in programming?

Solution:

Which of the following is the only predefined physical literal in VHDL?

VOLTAGE

TIME

CURRENT

DISTANCE

Solution:

After compiling VHDL code with any EDA (Electronic Design Automation) tool, we get:

Final device

FPGA

Optimized netlist

Netlist

Solution:

Which of the following sequential statements can be considered equivalent to the given concurrent assignment?

WAIT

IF ELSE

WHEN

CASE

Solution:

Which logic circuit is described in the following VHDL code?

4-bit full subtractor

4-bit half subtractor

4-bit half adder

4-bit full adder

Solution:

Which part of a block defines the interface to the block?

Block declaration part

Block header

Block statement part

Generic declaration part

Solution:

Which of the following is an incorrect declaration for a new data type?

TYPE my_logic IS RANGE 0 to 100;

TYPE my_logic IS ARRAY (0 TO 3) OF BIT;

TYPE my_logic IS ('0', '1', '2');

TYPE my_logic IS <0 TO 20 >

Solution:

What is the full form of VHDL?

Verilog Hardware Description Language

Very High speed Description Language

Variable Hardware Description Language

Very High Speed Integrated Circuits Hardware Description Language

Solution:

The structural code for a 4-bit adder is given below.

`COMPONENT adder IS GENERIC (n : INTEGER := 3); PORT(input : IN BIT_VECTOR(n DOWNTO 0); output : OUT BIT_VECTOR(n DOWNTO 0)); END COMPONENT;`

If the user wants to convert this to an 8-bit adder, which variable should be changed?

input

output

component

Vhdl Questions Set 11:

Which of the following is not an assignment operator in programming?

Solution:

Which of the following is the only predefined physical literal in VHDL?

Solution:

After compiling VHDL code with any EDA (Electronic Design Automation) tool, we get:

Solution:

Which of the following sequential statements can be considered equivalent to the given concurrent assignment?

Solution:

Which logic circuit is described in the following VHDL code?

Solution:

Which part of a block defines the interface to the block?

Solution:

Which of the following is an incorrect declaration for a new data type?

Solution:

What is the full form of VHDL?

Solution:

The structural code for a 4-bit adder is given below.

`COMPONENT adder IS GENERIC (n : INTEGER := 3); PORT(input : IN BIT_VECTOR(n DOWNTO 0); output : OUT BIT_VECTOR(n DOWNTO 0)); END COMPONENT;`

If the user wants to convert this to an 8-bit adder, which variable should be changed?

Solution:

Related Question Sets:

Related Topics:

Vhdl Questions Set 11:

Which of the following is not an assignment operator in programming?

Solution:

Which of the following is the only predefined physical literal in VHDL?

Solution:

After compiling VHDL code with any EDA (Electronic Design Automation) tool, we get:

Solution:

Which of the following sequential statements can be considered equivalent to the given concurrent assignment?

Solution:

Which logic circuit is described in the following VHDL code?

Solution:

Which part of a block defines the interface to the block?

Solution:

Which of the following is an incorrect declaration for a new data type?

Solution:

What is the full form of VHDL?

Solution:

The structural code for a 4-bit adder is given below. COMPONENT adder IS GENERIC (n : INTEGER := 3); PORT(input : IN BIT_VECTOR(n DOWNTO 0); output : OUT BIT_VECTOR(n DOWNTO 0)); END COMPONENT; If the user wants to convert this to an 8-bit adder, which variable should be changed?

Solution:

Related Question Sets:

Related Topics:

The structural code for a 4-bit adder is given below.

`COMPONENT adder IS GENERIC (n : INTEGER := 3); PORT(input : IN BIT_VECTOR(n DOWNTO 0); output : OUT BIT_VECTOR(n DOWNTO 0)); END COMPONENT;`

If the user wants to convert this to an 8-bit adder, which variable should be changed?