Intel logo

Analog Design Flow and Infrastructure Design Automation Manager

Intel
NewPosted today

LOCATION

Bangalore · Hybrid

EXPERIENCE

10+ Years

TYPE

FullTime

SKILLS REQUIRED

Analog DesignTapeout ManagementLinux Administrationversion controlCircuit Simulation

Job description

Overview

Lead the development, deployment and governance of analog/mixed-signal design environments and CAD infrastructure, owning EDA tool ecosystems, PDK integration, compute infrastructure, design data governance and tapeout manifest management.

What you'll do

  • Own and maintain analog and mixed-signal design flows using platforms such as Virtuoso.
  • Develop and maintain schematic, layout, verification and extraction flows (LVS, DRC).
  • Support simulation environments including HSPICE and corner analysis.
  • Drive automation and methodology improvements to reduce turnaround time and increase design robustness.
  • Oversee Linux-based DA infrastructure including compute farms, storage systems and license servers (FlexLM).
  • Manage LSF/grid environments and job scheduling systems.
  • Ensure scalability, system monitoring, high availability and performance optimization.
  • Partner with IT on hardware lifecycle planning, cloud integration and disaster recovery.
  • Maintain secure, access-controlled design environments aligned with IP protection policies.
  • Manage large-scale analog design libraries, hierarchical database structures and technology libraries.
  • Define backup, archival and retention policies for tapeout-critical data.
  • Implement data integrity validation and corruption prevention controls.
  • Oversee distributed storage systems optimized for EDA workloads.
  • Own creation and governance of tapeout manifests, including PDK versions, tool versions, extraction/verification decks, simulation models and signoff configurations.
  • Establish reproducible environment release frameworks for analog programs.
  • Implement controlled qualification flows for tool/PDK upgrades prior to production rollout.
  • Maintain environment snapshots to ensure reproducibility and post-silicon traceability.
  • Support formal tapeout readiness and design signoff reviews.
  • Deploy and manage version control systems (Git, Cliosoft, SVN, Perforce) for CAD scripts and automation, methodology flows, PDK overlays and verification decks.
  • Define branching, tagging and release strategies for multi-project and multi-node environments.
  • Implement dependency tracking across tools, PDKs, IP and infrastructure.
  • Apply infrastructure-as-code principles where applicable.
  • Develop automated environment capture tools to log tool versions, library states and system configurations.
  • Enable reproducible simulations and environment packaging.
  • Create dashboards and reporting metrics for design data health and DA service KPIs.
  • Lead and mentor DA and infrastructure engineers.
  • Serve as the primary interface between analog design, digital CAD, IT and EDA vendors.
  • Drive tool evaluations, upgrades and vendor negotiations.
  • Develop internal documentation, training programs and best practices.
  • Establish measurable service-level KPIs and continuously improve DA operations.

What you'll need

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or related field.
  • 10+ years of experience in analog/mixed-signal design or CAD support.
  • 5+ years of leadership experience.
  • Strong hands-on experience with analog design platforms such as Virtuoso and p-cell development, Custom Compiler.
  • Deep understanding of analog layout, verification flows, PDK integration and tapeout processes.
  • Proven experience managing design data governance and tapeout manifest control.
  • Strong Linux system administration and scripting skills (Python, Tcl, Shell, SKILL).
  • Experience with compute grid management, storage architecture and license management.
  • Expertise in version control and configuration management systems.

Nice to have

  • Experience with advanced nodes (FinFET, GAA).
  • Knowledge of CI/CD practices applied to EDA environments.
  • Experience supporting geographically distributed design teams.

Details

  • Location: India, Bangalore (Shift 1, India).
  • Experienced hire.
  • Hybrid work model: split time between on-site at the assigned Intel site and off-site.

Read the full description and apply on the company’s own careers page.

Stay safe

Hiring on Abekus is free for applicants

We never charge a fee, and employers are prohibited from doing so. If a recruiter asks for payment, please report them right away.

Analog Design Flow and Infrastructure Design Automation Manager