Pre/Post Silicon Validation Engineer with PMIC Expertise

Overview

Validate Power Management Integrated Circuits (PMICs) from the SoC perspective as part of the SoC Silicon Validation Engineering group, uncovering design implementation bugs through pre/post-silicon system level validation.

What you'll do

• Develop and execute validation plans and coverage, leveraging PMIC expertise to enhance system-level validation strategies.
• Validate the SPMI (or similar, e.g., I2C/I3C) controller, PMIC arbiter and protocol behavior, including command sequences, arbitration across multiple masters, register access, interrupt handling and error/fault scenarios.
• Define and execute scenarios covering power-on/power-off, reset, sleep entry/exit and wake-up sequences, including rail ramp/retention/collapse, clock (XO) handling, PMIC mode transitions and wake sources such as interrupts, RTC alarms and key presses.
• Validate SoC-driven voltage scaling (DVFS/AVS), regulator mode switching (e.g., PWM/PFM, low-power/high-power), slew rates, settling times and voltage margins across supply rails.
• Collaborate closely with cross-functional teams (SoC design, PMIC design/systems, power architecture, firmware and software) to validate power management subsystems and SoC power infrastructure.
• Measure and analyze power/performance characteristics of SoCs, with a focus on PMIC integration, rail-level current, sleep floor current and transition behavior.
• Create random stress stimulus validation frameworks, incorporating PMIC scenarios (concurrent rail transitions, repeated sleep/wake cycles, load transients, interface traffic) to test system resilience and reliability.
• Debug and root-cause silicon failures using lab tools, waveform captures and protocol traces; document issues clearly and drive them to closure with design and firmware teams.
• Contribute to pre-silicon validation (emulation/FPGA platforms) to ensure PMIC-related scenarios are ready ahead of silicon arrival.

What you'll need

• Bachelor's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
• Bachelor's/Master's in Electrical/Electronic Engineering or Computer Engineering.
• 4-8 years of relevant industry experience in PMICs, defining and executing SOC level use cases and scenarios.
• PMIC internals: strong understanding of buck/SMPS regulators, LDOs, operating modes, power-on/power-off logic, PMIC GPIOs, ADCs, RTC, temperature alarms and protection mechanisms (OCP, OVP, UVLO).
• Hands-on experience with SPMI or similar controllers and protocols (I2C/I3C), including PMIC arbitration, register access and interrupt flows.
• Good understanding of SoC–PMIC power sequencing, system sleep/wake flows, rail retention/collapse, and the role of power management controllers/firmware in these transitions.
• Proven experience interfacing with Power Management IC, DVFS, and system low power modes.
• Proficiency in C and Python programming for content development and scripting.
• Familiarity with ARM SoC concepts and architecture specifications like SMMU, GIC, Coresight.
• Strong debugging skills with hands-on experience using lab equipment such as oscilloscopes, logic analyzers, protocol analyzers (SPMI/I2C), power analyzers/source measure units, DMMs, electronic loads, current probes and Lauterbach debuggers.
• Excellent communication, interpersonal, and problem-solving skills, with the ability to quickly adapt to new environments and technologies.

Nice to have

• Experience with multi-PMIC platforms, PMIC-related firmware (boot, power management controller firmware) and Linux/RTOS power management drivers.
• Exposure to board-level power delivery, schematics review and power-integrity concepts (load transients, droop, ripple).
• Knowledge of thermal and limits management (temperature sensing, current limiting, throttling) and battery/charger subsystems.
• Experience with lab automation and data analysis using Python for instrument control and large-scale regression.
• Exposure to pre-silicon validation on emulation/FPGA platforms.

Details

• Location: Bangalore, India.