Altera logo

Senior FPGA Design Engineer

Altera
Posted a month ago

LOCATION

Bengaluru · Onsite

EXPERIENCE

6+ Years

TYPE

FullTime

SKILLS REQUIRED

FPGA RTL DesignFPGA Synthesis And Timing ClosureHigh-Speed Interface Verification

Job description

Overview

Senior FPGA Design Engineer to develop FPGA-based solutions for pre-silicon validation, hardware prototyping, and high-speed interface verification. You will build RTL, integrate complex IPs, validate FPGA platforms, and collaborate across design and verification teams.

What you'll do

  • Design and implement FPGA-based prototypes for ASIC validation and feature development.
  • Develop RTL in Verilog for FPGA implementation.
  • Integrate complex IPs (DDR/LPDDR/PCIe/Ethernet/CXL/HBM) into FPGA platforms.
  • Perform FPGA synthesis, place-and-route, timing closure, and resource optimization.
  • Debug FPGA designs using embedded logic analyzers (SignalTap), simulation, and hardware instrumentation.
  • Create automation scripts for FPGA build, regression, and deployment flows using Python, Tcl, or Bash.
  • Develop board-level bring-up and validation plans for FPGA platforms.

What you'll need

  • 6+ years of FPGA design and implementation experience.
  • Strong proficiency in Verilog/SystemVerilog and digital logic design.
  • Experience with Altera Quartus Prime Pro development environments.
  • Experience with FPGA synthesis, timing closure, and implementation.
  • Strong understanding of clock domain crossing (CDC), reset synchronization, and timing analysis.
  • Experience with high-speed interfaces (e.g., PCIe, DDR4/DDR5, LPDDR4/LPDDR5, Ethernet, AXI, or CXL).
  • Experience with scripting using Python, Tcl, or Bash.

Nice to have

  • Experience with FPGA-based emulation or ASIC prototyping.
  • Knowledge of high-speed SerDes architectures.
  • Familiarity with UVM-based verification environments.
  • Experience in board bring-up with oscilloscopes, protocol analyzers, and logic analyzers.
  • Knowledge of embedded processors (ARM, Nios II/V).

Details

  • Job type: Regular.
  • Shift: Shift 1.
  • Primary location: Bengaluru, Karnataka, India.

Read the full description and apply on the company’s own careers page.

Stay safe

Hiring on Abekus is free for applicants

We never charge a fee, and employers are prohibited from doing so. If a recruiter asks for payment, please report them right away.

Senior FPGA Design Engineer