System-verilog Questions Set 12:
Find the output of the following Verilog code:
Solution:
Which of the following is not a Verilog Primitive?
Solution:
Who designed and developed Verilog?
Solution:
Which of the following is not a valid identifier?
Solution:
What type of assignment does the code snippet wire out=a & b; describe?
Solution:
Which of the following statements about constructors in SystemVerilog is not true?
Solution:
Which design methodology involves breaking down the top-level block or design into sub-blocks and further into leaf cells?
Solution:
Given two AND gates a1 and a2, the output 'p' of the first AND gate (a1) is given as input to the second AND gate (a2).
The inputs to a1 are a and b, and the inputs to a2 are p and c. The output 'out' of a2 is available after how many time units?
Solution:
Match the format specifiers in List 1 with the corresponding display statements in List 2.
List 1:
- %m
- %v
- %o
- %f
List 2:
- Displays hierarchical name.
- Displays strength.
- Displays octal value.
- Displays real number in decimal format.
Solution:
Choose the correct Module Declaration syntax used in Verilog Programming.
Solution:
Related Question Sets:
Related Topics:
Scroll to Top
