Jobs By Abekus

System-verilog Questions Set 18:

Quiz Mode

Which of the following operators is binary and also unary?

Solution:

Which of the following is the data storage unit in Verilog programming?

Entity

Input Port

Memory

Solution:

Which of the following loop types does not exist in Verilog HDL?

for loop

begin loop

while loop

forever loop

Solution:

What is the stimulus block in Verilog commonly known as?

Test bench

Testing tool

Testing fixture

Both 1 and 3

Both 2 and 3

Solution:

Which of the following is the correct syntax for defining a Sequential Block in Verilog?

module....endmodule

begin...end

initial...endinitial

process...end

Solution:

The contents of the queue after executing the following code is:

`integer queue[$] = {0,1,2};`

`initial begin`

`queue = {7,queue};`

`queue.insert(2,6);`

`end`

7 0 1 2 2 6

0 1 6 2 7

7 0 6 1 2

2 6 7 0 1 2

Solution:

Given that $display is the main system task for displaying the values of variables or strings or expressions, the format specifier %s or %S displays:

variable in binary

variable in decimal

string

variable in hexadecimal

Solution:

The size and base format of the variable "a" is:

The size is simulator and machine-specific, and the base format is decimal.

The size is 16 bits, and the base format is decimal.

The size is simulator and machine-specific, and the base format is binary.

The size is 16 bits, and the base format is binary.

Solution:

System Verilog is primarily a hardware description language and hardware verification language.

is primarily a Hardware Description Language

cannot be used as a hardware description language

All the above are true

is primarily a hardware verification language and later adopted as a hardware description language as well

Solution:

Which of the following statements about immediate and concurrent assertions is true?

Immediate assertions are checks that ensure a design rule is valid at a given time.

Concurrent assertions describe behavior across a span of time and check for those properties.

All of the above are true.

Immediate assertions are non-temporal while concurrent assertions are temporal.

None of the above are true.

System-verilog Questions Set 18:

Which of the following operators is binary and also unary?

Solution:

Which of the following is the data storage unit in Verilog programming?

Solution:

Which of the following loop types does not exist in Verilog HDL?

Solution:

What is the stimulus block in Verilog commonly known as?

Solution:

Which of the following is the correct syntax for defining a Sequential Block in Verilog?

Solution:

The contents of the queue after executing the following code is:

`integer queue[$] = {0,1,2};`

`initial begin`

`queue = {7,queue};`

`queue.insert(2,6);`

`end`

Solution:

Given that $display is the main system task for displaying the values of variables or strings or expressions, the format specifier %s or %S displays:

Solution:

The size and base format of the variable "a" is:

Solution:

System Verilog is primarily a hardware description language and hardware verification language.

Solution:

Which of the following statements about immediate and concurrent assertions is true?

Solution:

Related Question Sets:

Related Topics:

System-verilog Questions Set 18:

Which of the following operators is binary and also unary?

Solution:

Which of the following is the data storage unit in Verilog programming?

Solution:

Which of the following loop types does not exist in Verilog HDL?

Solution:

What is the stimulus block in Verilog commonly known as?

Solution:

Which of the following is the correct syntax for defining a Sequential Block in Verilog?

Solution:

The contents of the queue after executing the following code is: integer queue[$] = {0,1,2}; initial begin queue = {7,queue}; queue.insert(2,6); end

Solution:

Given that $display is the main system task for displaying the values of variables or strings or expressions, the format specifier %s or %S displays:

Solution:

The size and base format of the variable "a" is:

Solution:

System Verilog is primarily a hardware description language and hardware verification language.

Solution:

Which of the following statements about immediate and concurrent assertions is true?

Solution:

Related Question Sets:

Related Topics:

The contents of the queue after executing the following code is:

`integer queue[$] = {0,1,2};`

`initial begin`

`queue = {7,queue};`

`queue.insert(2,6);`

`end`