System-verilog Questions Set 16:
Quiz Mode
Which of the following is an unsigned 2-state data type?
1
2
3
4
Solution:
Which of the following is a legal Verilog identifier?
1
2
3
4
Solution:
Which of the following is not a type of Verilog net datatype?
1
2
3
4
Solution:
Which of the following is not a Verilog keyword?
1
2
3
4
5
Solution:
reg [3:0] num;
reg [7:0] val = 8'b10110100;
num = val[7-:4];
The value stored in num is:
1
2
3
4
Solution:
Which of the following is not a level of abstraction in Verilog?
1
2
3
4
Solution:
In the always @() Concurrent Block specifier, the parenthesis contains the _________ list.
1
2
3
4
Solution:
Which type of shift operator does the following represent?
" >>> "
1
2
3
4
Solution:
The purpose of the $stop system task is:
1
2
3
4
Solution:
In System Verilog, what is Instantiation?
1
2
3
4
Solution:
Related Question Sets:
Related Topics:
Scroll to Top
