Qualcomm logo

CPU STA Engineer, Sr Engineer

Qualcomm
NewPosted today

LOCATION

Hyderabad · Onsite

EXPERIENCE

Any experience

SKILLS REQUIRED

Timing ClosureCritical Path AnalysisConstraint ManagementTiming ConstraintsPerlFormal Verification

Job description

Overview

Work as a CPU STA Engineer, Sr Engineer in Qualcomm's Hardware Engineering Group, planning, designing, optimizing, verifying, and testing electronic and related systems for world-class products.

What you'll do

  • Plan, design, optimize, verify, and test electronic systems and related hardware systems.
  • Bring up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.
  • Collaborate with cross-functional teams to develop solutions and meet performance requirements.
  • Implement complete ASIC flows with low power, performance, and area optimization techniques.
  • Generate and validate constraints.
  • Implement multiple power domains with complex UPF/CPF definitions.
  • Develop and debug ASICs.
  • Implement high-speed CPUs and clock trees for high-speed design implementation.
  • Work with CPU micro-architecture and critical paths.

What you'll need

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience, or Master's degree in one of these fields and 1+ year of Hardware Engineering or related work experience, or a PhD in one of these fields.
  • Extensive experience in Place & Route with FC or Innovus.
  • Experience with STA using Primetime and/or Tempus.
  • Proficiency in constraint generation and validation.
  • Experience with multiple power domain implementation with complex UPF/CPF definition.
  • Formal verification experience with Formality/Conformal.
  • Perl/Tcl, Python, and C++ skills.
  • Strong problem-solving and ASIC development/debugging skills.
  • Experience with CPU micro-architecture and critical paths.
  • Experience with low power implementation techniques.
  • Experience with high-speed CPU implementation.
  • Clock Tree Implementation Techniques for High Speed Design Implementation.
  • Exposure to Constraint management tools and Verilog coding experience.

Details

  • Location: Hyderabad, Telangāna, India.

Read the full description and apply on the company’s own careers page.

Stay safe

Hiring on Abekus is free for applicants

We never charge a fee, and employers are prohibited from doing so. If a recruiter asks for payment, please report them right away.

CPU STA Engineer, Sr Engineer