LOCATION
Bengaluru · Onsite
EXPERIENCE
10+ Years
SALARY
Negotiable
SKILLS REQUIRED
Overview
Lead the architecture, microarchitecture, RTL implementation, integration, and silicon bring-up of complex connectivity IPs and subsystems.
What you'll do
What you'll need
Nice to have
Details
Read the full description and apply on the company’s own careers page.
Hiring on Abekus is free for applicants
We never charge a fee, and employers are prohibited from doing so. If a recruiter asks for payment, please report them right away.
Principal Logic Design Engineer
A certificate on your profile is proof for employers, not just a claim — and it stands out when they shortlist.
Principal Logic Design Engineer - UALink IP/Subsystem
Astera Labs, Inc.
IP Logic Design Engineer
Altera
Lead Logic Design - PCIE IP/Subsystem Engineer
Astera Labs, Inc.
Performance Optimization Architect/Manager
Qualcomm
SoC RTL Design- Sr Staff Engineer
Qualcomm
Browse Roles