Jobs By Abekus

Digital-electronics Questions Set 158:

Quiz Mode

How is the IC 4116 memory chip organized?

512 x 4

16 x 1 K

32 x 4

64 x 2

Solution:

Which of the following logic gates is not a universal gate?

NAND

NOR

None of the above

Solution:

In a multiplexer, the output depends on its

Select inputs

Data inputs

Select outputs

Enable pin

Solution:

A debouncing circuit is

A Latch

An Astable Multivibrator

A Multistable Multivibrator

A Monostable Multivibrator

Solution:

How many minimum states are required to design a sequence detector of 010 using a Mealy machine with overlapping?

Solution:

What are the output terminals of a magnitude comparator?

Only one output terminal

Two output terminals

Three output terminals

No output terminal

Solution:

In standard TTL, the 'totem pole' stage refers to:

the multi-emitter input stage

the open collector output stage

the phase splitter

the output buffer

Solution:

Which of the following is a type of Programmable Logic Array (PLA)?

Mask Programmable Logic Array

Field Programmable Logic Array

Both 1 and 2

None of the above

Solution:

Why are antifuses implemented in a Programmable Logic Device (PLD)?

To protect from high voltage

To increase the memory

To implement the program

As switching devices

Solution:

The main advantage of Emitter-Coupled Logic (ECL) over Transistor-Transistor Logic (TTL) or Complementary Metal-Oxide-Semiconductor (CMOS) is

ECL is less expensive

ECL is available in a greater variety of circuit types

ECL is faster

ECL consumes less power

Digital-electronics Questions Set 158:

How is the IC 4116 memory chip organized?

Solution:

Which of the following logic gates is not a universal gate?

Solution:

In a multiplexer, the output depends on its

Solution:

A debouncing circuit is

Solution:

How many minimum states are required to design a sequence detector of 010 using a Mealy machine with overlapping?

Solution:

What are the output terminals of a magnitude comparator?

Solution:

In standard TTL, the 'totem pole' stage refers to:

Solution:

Which of the following is a type of Programmable Logic Array (PLA)?

Solution:

Why are antifuses implemented in a Programmable Logic Device (PLD)?

Solution:

The main advantage of Emitter-Coupled Logic (ECL) over Transistor-Transistor Logic (TTL) or Complementary Metal-Oxide-Semiconductor (CMOS) is

Solution:

Related Question Sets:

Related Topics: