Abekus — AI learning and job matching platform logo
LearnCareersCompeteEmployerResume

Principal Static Timing Analysis Engineer Jobs

G

Principal STA Engineer

New
GlobalFoundries Inc.
Bengaluru · Onsite
16+ Years
Apply on their site
Static Timing AnalysisTiming Closure+2
View detailsPosted today
View details
Qualcomm hiring on Abekus

GPU STA/Timing Engineer (Senior Lead/Staff)

QualcommBangalore · Onsite6 - 10 YearsApply on their site
Timing Closure and ECOsStatic Timing Analysis+2
View detailsPosted 4 weeks ago
View details
Qualcomm hiring on Abekus

DDR STA/Timing Engineer (Staff/ Senior Staff)

QualcommBangalore · Onsite2+ YearsApply on their site
PVT AnalysisDDR Timing Closure+2
View detailsPosted a month ago
View details
Qualcomm hiring on Abekus

CPU STA CAD Engineer (Lead/Staff/Sr Staff)

QualcommBangalore · Onsite6 - 15 YearsApply on their site
Silicon Methodology DesignTiming Closure+2
View detailsPosted 4 weeks ago
View details
Qualcomm hiring on Abekus

Senior STA Engineer

QualcommNoida · Onsite3+ YearsApply on their site
ECO Timing ClosureStatic Timing Analysis+2
View detailsPosted 2 weeks ago
View details
Altera hiring on Abekus

Digital Design Verification Engineer

AlteraIași · Remote0 - 5 YearsApply on their site
SystemverilogCI/CDSystem Verification+1
View detailsPosted 1 week ago
View details
Broadcom hiring on Abekus

Design Verification Engineer

BroadcomOnsite12+ YearsApply on their site
UVM VerificationSystemverilog+2

$143.8K - $230K /year

SALARY

View detailsPosted a month ago
View details
Cerebras hiring on Abekus

Staff Design Verification Engineer

CerebrasHeadquarters · Onsite10+ YearsApply on their site
SystemVerilog Testbench+3

$250K - $300K /year

SALARY

View detailsPosted a month ago
View details
Qualcomm hiring on Abekus

RISCV Infra System IP DV - Sr Staff Engineer

QualcommBangalore · Onsite4+ YearsApply on their site
Functional coverageCI/CDSystem Verification+1
View detailsPosted 4 weeks ago
View details
Cerebras hiring on Abekus

Sr. Staff/Staff Design Verification Engineer

CerebrasHeadquarters · Onsite10+ YearsApply on their site
UVMSystemVerilog TestbenchFunctional Coverage+1

$250K - $300K /year

SALARY

View detailsPosted a month ago
View details
  • 1
  • 2
  • ...
  • 586

Browse Roles

  • Principal Static Timing Analysis Engineer1
  • Static Timing Analysis Engineer4
  • Senior Static Timing Analysis Engineer1
  • Design Verification Engineer14
  • Design Verification Manager1
  • Design Verification Lead1
  • Senior Verification Engineer11
  • Physical Verification Engineer3
  • Formal Verification Engineer2

Browse by Location

  • Remote3610
  • India8723
  • Karnataka4005
  • Bangalore3973
  • Maharashtra1660
  • Telangana1165
  • Hyderabad1164
  • United States1045
  • Pune1014
  • Tamil Nadu586
  • Mumbai576